

CS 631-02 Digital Design

Sequential Logic

Lab 06 Testing

Goal: Build an N-bit Register

SR Latch



Clock



D Latch



D Latch with CLR



Multiplexors







D flip-flop



D flip-flop with CLR and EN → 1 bit register


Static
RAM

S R latch Set Reset




R	S	Q	Q̄
0	0	0	1
0	1	1	0
0	0	1	0
1	0	0	1
0	0	0	1
1	1	X	X


SR Latch




Clock




D Latch




D Latch with CLR






Multiplexors





a	b	s	r
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1





D flip-flop



D Flip-flop with CLR and EN

